3D integrated circuit layout visualization using VRML

L S  Indrusiak; R A D  Reis

3D integrated circuit layout visualization using VRML

Computer Science

Research output: Contribution to journal › Article › peer-review

Abstract

This paper introduces the virtual reality modeling language (VRML) as a way to describe the layout of integrated circuits. Using this language, the circuit can be viewed in three dimensions, adding the depth dimension, not present in the regular layout description languages. A conversion tool that parses 2D circuit layout descriptions and converts it into 3D VRML models is presented. A discussion about other applications of VRML on integrated circuits design and on educational tools is also included.

Original language	English
Pages (from-to)	503-511
Number of pages	9
Journal	Future generation computer systems
Volume	17
Issue number	5
Publication status	Published - Mar 2001

Keywords

integrated circuits
virtual reality
World Wide Web

Cite this

@article{cfa7e63666714d289332a0d0c5af7011,

title = "3D integrated circuit layout visualization using VRML",

abstract = "This paper introduces the virtual reality modeling language (VRML) as a way to describe the layout of integrated circuits. Using this language, the circuit can be viewed in three dimensions, adding the depth dimension, not present in the regular layout description languages. A conversion tool that parses 2D circuit layout descriptions and converts it into 3D VRML models is presented. A discussion about other applications of VRML on integrated circuits design and on educational tools is also included. ",

keywords = "integrated circuits, virtual reality, World Wide Web",

author = "Indrusiak, {L S} and Reis, {R A D}",

year = "2001",

month = mar,

language = "English",

volume = "17",

pages = "503--511",

journal = "Future generation computer systems",

issn = "0167-739X",

publisher = "Elsevier",

number = "5",

}

TY - JOUR

T1 - 3D integrated circuit layout visualization using VRML

AU - Indrusiak, L S

AU - Reis, R A D

PY - 2001/3

Y1 - 2001/3

N2 - This paper introduces the virtual reality modeling language (VRML) as a way to describe the layout of integrated circuits. Using this language, the circuit can be viewed in three dimensions, adding the depth dimension, not present in the regular layout description languages. A conversion tool that parses 2D circuit layout descriptions and converts it into 3D VRML models is presented. A discussion about other applications of VRML on integrated circuits design and on educational tools is also included.

AB - This paper introduces the virtual reality modeling language (VRML) as a way to describe the layout of integrated circuits. Using this language, the circuit can be viewed in three dimensions, adding the depth dimension, not present in the regular layout description languages. A conversion tool that parses 2D circuit layout descriptions and converts it into 3D VRML models is presented. A discussion about other applications of VRML on integrated circuits design and on educational tools is also included.

KW - integrated circuits

KW - virtual reality

KW - World Wide Web

M3 - Article

SN - 0167-739X

VL - 17

SP - 503

EP - 511

JO - Future generation computer systems

JF - Future generation computer systems

IS - 5

ER -