By the same authors

A 65nm SILICON CHIP IMPLEMENTATION of a Novel Data Compression Circuit and Algorithm

Research output: Non-textual formArtefact

Author(s)

Department/unit(s)

Publication details

DatePublished - Apr 2015
Original languageEnglish

Abstract

The Log2 Compression Technique, Developed at York by Bailey and Dai (2014) is implemented in 65nm CMOS as a fully functional silicon chip prototype, manufactured by UMC semiconductors through the Europractice Foundry Access Programme.

Research outputs

Projects

Discover related content

Find related publications, people, projects, datasets and more using interactive charts.

View graph of relations