By the same authors

From the same journal

From the same journal

Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chip

Research output: Contribution to journalArticle

Full text download(s)

  • final

    671 KB, PDF document

Published copy (DOI)

Author(s)

Department/unit(s)

Publication details

JournalJournal of systems architecture
DateAccepted/In press - 13 Jan 2016
DateE-pub ahead of print - 22 Jan 2016
DatePublished (current) - 1 Feb 2016
Volume63
Number of pages15
Pages (from-to)33-47
Early online date22/01/16
Original languageEnglish

Abstract

The simulation of interconnect architectures can be a time-consuming part of the design flow of on-chip multiprocessors. Accurate simulation of state-of-the art network-on-chip interconnects can take several hours for realistic application examples, and this process must be repeated for each design iteration because the interactions between design choices can greatly affect the overall throughput and latency performance of the system. This paper presents a series of network-on-chip transaction-level model (TLM) algorithms that provide a highly abstracted view of the process of data transmission in priority preemptive and non-preemptive networks-on-chip, which permit a major reduction in simulation event count. These simulation models are tested using two realistic application case studies and with synthetic traffic. Results presented demonstrate that these lightweight TLM simulation models can produce latency figures accurate to within mere flits for the majority of flows, and more than 93% accurate link dynamic power consumption modelling, while simulating 2.5 to 3 orders of magnitude faster when compared to a cycle-accurate model of the same interconnect.

Bibliographical note

© 2016, Elsevier. This is an author-produced version of the published paper. Uploaded in accordance with the publisher’s self-archiving policy. Further copying may not be permitted; contact the publisher for details

    Research areas

  • Dynamic power consumption, Network on chip, NoC modelling, Simulation models, TLM, Transaction level modelling

Discover related content

Find related publications, people, projects, datasets and more using interactive charts.

View graph of relations