Abstract
FPGA implementations of complex image processing algorithms are often limited in flexibility and by the amount of available chip resources. This article presents a hardware design of an adaptive self-reconfigurable video processing platform. Dynamic self-reconfiguration increases a design's flexibility and enables the use of FPGAs with a fraction of resources actually needed by the algorithm. As a case study two implementation approaches of a complex frame-grabber with a set of dynamically reconfigurable kernels are evaluated and further improvements are outlined.
Original language | English |
---|---|
Title of host publication | Proc Int Symposiun on Industrial Embedded Systems (SIES) |
Publisher | IEEE |
Pages | 19-26 |
Number of pages | 8 |
ISBN (Print) | 978-1-4244-1994-4 |
DOIs | |
Publication status | Published - 2008 |
Keywords
- dynamic reconfiguration
- ICAP
- video processing
- FPGA
- Virtex-4
- floorplanning
- frame-grabber
- smart camera