By the same authors

From the same journal

From the same journal

End-to-End Schedulability Tests for Multiprocessor Embedded Systems based on Networks-on-Chip with Priority-Preemptive Arbitration

Research output: Contribution to journalArticle

Full text download(s)

Published copy (DOI)



Publication details

JournalJournal of systems architecture
DateE-pub ahead of print - 13 Jun 2014
DatePublished (current) - Aug 2014
Issue number7
Number of pages9
Pages (from-to)553-561
Early online date13/06/14
Original languageEnglish


Simulation-based techniques can be used to evaluate whether a particular NoC-based platform configuration is able to meet the timing constraints of an application, but they can only evaluate a finite set of scenarios. In safety-critical applications with hard real-time constraints, this is clearly not sufficient because there is an expectation that the application should be schedulable on that platform in all possible scenarios. This paper presents a particular NoC-based multiprocessor architecture, as well as a number of analytical methods that can be derived from that architecture, aiming to allow designers to check, for a given platform configuration, whether all application tasks and communication messages always meet their hard real-time constraints in every possible scenario. Experiments are presented, showing the use of the proposed methods when evaluating different task mapping and platform topologies.

Bibliographical note

© 2014 Elsevier. This is an author-produced version of the published paper. Uploaded in accordance with the publisher’s self-archiving policy. Further copying may not be permitted; contact the publisher for details

    Research areas

  • Network-on-chip, Embedded systems, Hard real-time


Discover related content

Find related publications, people, projects, datasets and more using interactive charts.

View graph of relations