Formal verification and validation of embedded systems: The UML-based MADES approach

Luciano Baresi, Gundula Blohm, Dimitris Kolovos, Nicholas Matragkas, Alfredo Motta, Richard Freeman Paige, Alek Radjenovic, Matteo Rossi

Research output: Contribution to journalArticlepeer-review


Formal verification and validation activities from the early development phases can foster system consistency, correctness, and integrity, but they are often hard to carry out as most designers do not have the necessary background. To address this difficulty, a possible approach is to allow engineers to continue using familiar notations and tools, while verification and validation are performed on demand, automatically, and transparently. In this paper we describe how the problem of making formal verification and validation tasks more designer-friendly is tackled by the MADES approach. Our solution is based on a tool chain that is built atop mature, popular, and widespread technologies. The paper focuses on the verification and closed-loop simulation (validation) aspects of the approach and shows how it can be applied to significant embedded software systems.
Original languageEnglish
Number of pages21
JournalSoftware and Systems Modeling
Publication statusPublished - 12 Jun 2013

Cite this