Model-based design flow for NoC-based MPSoCs

L. Ost; L.S. Indrusiak; Sanna Maatta; M. Mandelli; J. Nurmi; F. Moraes

doi:10.1109/ICECS.2010.5724621

Model-based design flow for NoC-based MPSoCs

L. Ost, L.S. Indrusiak, Sanna Maatta, M. Mandelli, J. Nurmi, F. Moraes

Computer Science

Research output: Contribution to conference › Paper › peer-review

Abstract

High-level abstraction modeling of NoC-based MPSoCs is an emerging approach to handle the vast design space alternatives of such systems. In this context, this work presents a model-based design flow, allowing the design space exploration of NoC-based MPSoCs at early stages of the design flow. The proposed flow supports accurate performance evaluation, latency and power consumptions for example, which are important to the adoption or rejection of design alternatives. A case of study is used to demonstrate some steps of the flow and to show some possible performance parameters that can be considered in the proposed design flow.

Original language	Undefined/Unknown
Pages	750 -753
DOIs	https://doi.org/10.1109/ICECS.2010.5724621
Publication status	Published - 1 Dec 2010

Keywords

NoC-based MPSoC
design space exploration
high-level abstraction modeling
model-based design flow
network-on-chip
system-on-chip
integrated circuit design
integrated circuit modelling

Access to Document

10.1109/ICECS.2010.5724621

Cite this

@conference{b2f3feaa0eb544a0bd881c9142cc9432,

title = "Model-based design flow for NoC-based MPSoCs",

abstract = "High-level abstraction modeling of NoC-based MPSoCs is an emerging approach to handle the vast design space alternatives of such systems. In this context, this work presents a model-based design flow, allowing the design space exploration of NoC-based MPSoCs at early stages of the design flow. The proposed flow supports accurate performance evaluation, latency and power consumptions for example, which are important to the adoption or rejection of design alternatives. A case of study is used to demonstrate some steps of the flow and to show some possible performance parameters that can be considered in the proposed design flow.",

keywords = "NoC-based MPSoC, design space exploration, high-level abstraction modeling, model-based design flow, network-on-chip, system-on-chip, integrated circuit design, integrated circuit modelling",

author = "L. Ost and L.S. Indrusiak and Sanna Maatta and M. Mandelli and J. Nurmi and F. Moraes",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/ICECS.2010.5724621",

language = "Undefined/Unknown",

pages = "750 --753",

}

TY - CONF

T1 - Model-based design flow for NoC-based MPSoCs

AU - Ost, L.

AU - Indrusiak, L.S.

AU - Maatta, Sanna

AU - Mandelli, M.

AU - Nurmi, J.

AU - Moraes, F.

PY - 2010/12/1

Y1 - 2010/12/1

N2 - High-level abstraction modeling of NoC-based MPSoCs is an emerging approach to handle the vast design space alternatives of such systems. In this context, this work presents a model-based design flow, allowing the design space exploration of NoC-based MPSoCs at early stages of the design flow. The proposed flow supports accurate performance evaluation, latency and power consumptions for example, which are important to the adoption or rejection of design alternatives. A case of study is used to demonstrate some steps of the flow and to show some possible performance parameters that can be considered in the proposed design flow.

AB - High-level abstraction modeling of NoC-based MPSoCs is an emerging approach to handle the vast design space alternatives of such systems. In this context, this work presents a model-based design flow, allowing the design space exploration of NoC-based MPSoCs at early stages of the design flow. The proposed flow supports accurate performance evaluation, latency and power consumptions for example, which are important to the adoption or rejection of design alternatives. A case of study is used to demonstrate some steps of the flow and to show some possible performance parameters that can be considered in the proposed design flow.

KW - NoC-based MPSoC

KW - design space exploration

KW - high-level abstraction modeling

KW - model-based design flow

KW - network-on-chip

KW - system-on-chip

KW - integrated circuit design

KW - integrated circuit modelling

UR - http://www.scopus.com/inward/record.url?scp=79953104993&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2010.5724621

DO - 10.1109/ICECS.2010.5724621

M3 - Paper

SP - 750

EP - 753

ER -

Model-based design flow for NoC-based MPSoCs

Abstract

Keywords

Access to Document

Other files and links

Cite this