Optimisation of Variability Tolerant Logic Cells using Multiple Voltage Supplies

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes a proposed approach to optimise cell library logic functions for improved performance when future-generation transistor models are used. A multi-objective Genetic Algorithm is used to determine optimal values for transistor widths and supply voltages, utilising multiple supply rails within each cell. Circuits are assessed for their area, power consumption, worst-case delay, and balance of switching delay. The results suggest that this method of optimisation can produce circuits which offer improvements in variability tolerance whilst matching the delay and power-consumption characteristics of conventional designs.

Original languageEnglish
Title of host publication2009 IEEE WORKSHOP ON EVOLVABLE AND ADAPTIVE HARDWARE: (WEAH)
Place of PublicationNEW YORK
PublisherIEEE
Pages17-24
Number of pages8
ISBN (Print)978-1-4244-2755-0
Publication statusPublished - 2009

Cite this