Power consumption in point-to-point interconnect architectures

A G  Ortiz; T  Murgan; L  Indrusiak; M  Glesner

Power consumption in point-to-point interconnect architectures

A G Ortiz, T Murgan, L Indrusiak, M Glesner

Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

As technology shrinks, the importance of the communication architecture in the overall system performance and power consumption increases dramatically. In this work, a framework is developed to estimate the consumption in point-to-point interconnect structures under different anti-crosstalk techniques and bus encoding schemes. To model the effect of cross coupled capacitances, the spatial correlation between adjacent bus lines is considered. Assuming that the data has a Gaussian distribution, both temporal and spatial transition activities are estimated from the signal world level statistics using a polynomial function of the activity in the most significant bit. Analog simulations have been carried out to show the accuracy of the proposed model.

Original language	English
Title of host publication	15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS
Place of Publication	LOS ALAMITOS
Publisher	IEEE Computer Society
Pages	155-160
Number of pages	6
ISBN (Print)	0-7695-1807-9
Publication status	Published - 2002

Cite this

@inproceedings{a0f21518ba0b4e0abc9c59d1bd702204,

title = "Power consumption in point-to-point interconnect architectures",

abstract = "As technology shrinks, the importance of the communication architecture in the overall system performance and power consumption increases dramatically. In this work, a framework is developed to estimate the consumption in point-to-point interconnect structures under different anti-crosstalk techniques and bus encoding schemes. To model the effect of cross coupled capacitances, the spatial correlation between adjacent bus lines is considered. Assuming that the data has a Gaussian distribution, both temporal and spatial transition activities are estimated from the signal world level statistics using a polynomial function of the activity in the most significant bit. Analog simulations have been carried out to show the accuracy of the proposed model.",

author = "Ortiz, {A G} and T Murgan and L Indrusiak and M Glesner",

year = "2002",

language = "English",

isbn = "0-7695-1807-9",

pages = "155--160",

booktitle = "15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS",

publisher = "IEEE Computer Society",

address = "United States",

}

TY - GEN

T1 - Power consumption in point-to-point interconnect architectures

AU - Ortiz, A G

AU - Murgan, T

AU - Indrusiak, L

AU - Glesner, M

PY - 2002

Y1 - 2002

N2 - As technology shrinks, the importance of the communication architecture in the overall system performance and power consumption increases dramatically. In this work, a framework is developed to estimate the consumption in point-to-point interconnect structures under different anti-crosstalk techniques and bus encoding schemes. To model the effect of cross coupled capacitances, the spatial correlation between adjacent bus lines is considered. Assuming that the data has a Gaussian distribution, both temporal and spatial transition activities are estimated from the signal world level statistics using a polynomial function of the activity in the most significant bit. Analog simulations have been carried out to show the accuracy of the proposed model.

AB - As technology shrinks, the importance of the communication architecture in the overall system performance and power consumption increases dramatically. In this work, a framework is developed to estimate the consumption in point-to-point interconnect structures under different anti-crosstalk techniques and bus encoding schemes. To model the effect of cross coupled capacitances, the spatial correlation between adjacent bus lines is considered. Assuming that the data has a Gaussian distribution, both temporal and spatial transition activities are estimated from the signal world level statistics using a polynomial function of the activity in the most significant bit. Analog simulations have been carried out to show the accuracy of the proposed model.

M3 - Conference contribution

SN - 0-7695-1807-9

SP - 155

EP - 160

BT - 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS

PB - IEEE Computer Society

CY - LOS ALAMITOS

ER -