Remote Dynamic Partial Reconfiguration of FPGA Based Embedded Systems: Threats and Countermeasures (Extended Abstract)

Anju P. Johnson, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay

Research output: Chapter in Book/Report/Conference proceedingConference contribution


This work describes a novel methodology for complete
Remote Dynamic (runtime) Partial Reconfiguration (RDPR) of Field
Programmable Gate Arrays (FPGAs) with the aid of open source web
packages and FPGA Computer Aided Design (CAD) tools which do not
require a special paid license. In addition, this work investigates the
possibility of Hardware Trojan Horse (HTH) attacks on the proposed
system, if unrestricted DPR is provided. This work also propose possible
solutions to prevent threats due to HTHs.
Original languageEnglish
Title of host publication29TH International Conference on VLSI Design & 15TH International Conference on Embedded Systems, Kolkata, India
Publication statusPublished - Jan 2016

Cite this