By the same authors

The PISA architecture, a Viable platform for the Superscalar Execution of Statically Scheduled Stack Code

Research output: Contribution to conferencePaper




ConferenceFirst ERCIM Workshop on Software-Intensive Dependable Embedded Systems
Conference date(s)30/08/053/09/05

Publication details

DatePublished - 31 Aug 2005
Number of pages4
Original languageEnglish


Stack processors offer a level of code density unrivalled
by that of register file-based architectures.
This asset can be attributed directly to the fact
that operands are addressed implicitly in stack programs.
However, this implicit addressing also enforces
a serial execution model in the program and
the full impact of this constraint is only realised
when an attempt is made at building superscalar
implementations of a stack processor. This paper
introduces a new architectural paradigm that tries
to alleviate the impact of this constraint whilst retaining
much of the code compactness of stack processors.

Discover related content

Find related publications, people, projects, datasets and more using interactive charts.

View graph of relations